mirror of
https://gitlab.com/suyu-emu/suyu.git
synced 2024-03-15 23:15:44 +00:00
vfp: Change return type of VFPInit from unsigned int to void.
This commit is contained in:
parent
3085438216
commit
e3e8ad48c1
|
@ -26,7 +26,7 @@
|
||||||
#include "core/arm/skyeye_common/vfp/asm_vfp.h"
|
#include "core/arm/skyeye_common/vfp/asm_vfp.h"
|
||||||
#include "core/arm/skyeye_common/vfp/vfp.h"
|
#include "core/arm/skyeye_common/vfp/vfp.h"
|
||||||
|
|
||||||
unsigned VFPInit(ARMul_State* state)
|
void VFPInit(ARMul_State* state)
|
||||||
{
|
{
|
||||||
state->VFP[VFP_FPSID] = VFP_FPSID_IMPLMEN<<24 | VFP_FPSID_SW<<23 | VFP_FPSID_SUBARCH<<16 |
|
state->VFP[VFP_FPSID] = VFP_FPSID_IMPLMEN<<24 | VFP_FPSID_SW<<23 | VFP_FPSID_SUBARCH<<16 |
|
||||||
VFP_FPSID_PARTNUM<<8 | VFP_FPSID_VARIANT<<4 | VFP_FPSID_REVISION;
|
VFP_FPSID_PARTNUM<<8 | VFP_FPSID_VARIANT<<4 | VFP_FPSID_REVISION;
|
||||||
|
@ -40,8 +40,6 @@ unsigned VFPInit(ARMul_State* state)
|
||||||
// ARM11 MPCore feature register values.
|
// ARM11 MPCore feature register values.
|
||||||
state->VFP[VFP_MVFR0] = 0x11111111;
|
state->VFP[VFP_MVFR0] = 0x11111111;
|
||||||
state->VFP[VFP_MVFR1] = 0;
|
state->VFP[VFP_MVFR1] = 0;
|
||||||
|
|
||||||
return 0;
|
|
||||||
}
|
}
|
||||||
|
|
||||||
void VMOVBRS(ARMul_State* state, ARMword to_arm, ARMword t, ARMword n, ARMword* value)
|
void VMOVBRS(ARMul_State* state, ARMword to_arm, ARMword t, ARMword n, ARMword* value)
|
||||||
|
|
|
@ -26,7 +26,7 @@
|
||||||
#define CHECK_VFP_ENABLED
|
#define CHECK_VFP_ENABLED
|
||||||
#define CHECK_VFP_CDP_RET vfp_raise_exceptions(cpu, ret, inst_cream->instr, cpu->VFP[VFP_FPSCR]);
|
#define CHECK_VFP_CDP_RET vfp_raise_exceptions(cpu, ret, inst_cream->instr, cpu->VFP[VFP_FPSCR]);
|
||||||
|
|
||||||
unsigned VFPInit(ARMul_State* state);
|
void VFPInit(ARMul_State* state);
|
||||||
|
|
||||||
s32 vfp_get_float(ARMul_State* state, u32 reg);
|
s32 vfp_get_float(ARMul_State* state, u32 reg);
|
||||||
void vfp_put_float(ARMul_State* state, s32 val, u32 reg);
|
void vfp_put_float(ARMul_State* state, s32 val, u32 reg);
|
||||||
|
|
Loading…
Reference in a new issue