mirror of
https://gitlab.com/suyu-emu/suyu.git
synced 2024-03-15 23:15:44 +00:00
shader: Add coarse derivatives
This commit is contained in:
parent
04c459fc8d
commit
080857b60e
|
@ -533,4 +533,8 @@ Id EmitDPdxFine(EmitContext& ctx, Id op_a);
|
|||
|
||||
Id EmitDPdyFine(EmitContext& ctx, Id op_a);
|
||||
|
||||
Id EmitDPdxCoarse(EmitContext& ctx, Id op_a);
|
||||
|
||||
Id EmitDPdyCoarse(EmitContext& ctx, Id op_a);
|
||||
|
||||
} // namespace Shader::Backend::SPIRV
|
||||
|
|
|
@ -191,4 +191,12 @@ Id EmitDPdyFine(EmitContext& ctx, Id op_a) {
|
|||
return ctx.OpDPdyFine(ctx.F32[1], op_a);
|
||||
}
|
||||
|
||||
Id EmitDPdxCoarse(EmitContext& ctx, Id op_a) {
|
||||
return ctx.OpDPdxCoarse(ctx.F32[1], op_a);
|
||||
}
|
||||
|
||||
Id EmitDPdyCoarse(EmitContext& ctx, Id op_a) {
|
||||
return ctx.OpDPdyCoarse(ctx.F32[1], op_a);
|
||||
}
|
||||
|
||||
} // namespace Shader::Backend::SPIRV
|
||||
|
|
|
@ -1933,4 +1933,12 @@ F32 IREmitter::DPdyFine(const F32& a) {
|
|||
return Inst<F32>(Opcode::DPdyFine, a);
|
||||
}
|
||||
|
||||
F32 IREmitter::DPdxCoarse(const F32& a) {
|
||||
return Inst<F32>(Opcode::DPdxCoarse, a);
|
||||
}
|
||||
|
||||
F32 IREmitter::DPdyCoarse(const F32& a) {
|
||||
return Inst<F32>(Opcode::DPdyCoarse, a);
|
||||
}
|
||||
|
||||
} // namespace Shader::IR
|
||||
|
|
|
@ -357,6 +357,10 @@ public:
|
|||
|
||||
[[nodiscard]] F32 DPdyFine(const F32& a);
|
||||
|
||||
[[nodiscard]] F32 DPdxCoarse(const F32& a);
|
||||
|
||||
[[nodiscard]] F32 DPdyCoarse(const F32& a);
|
||||
|
||||
private:
|
||||
IR::Block::iterator insertion_point;
|
||||
|
||||
|
|
|
@ -513,3 +513,5 @@ OPCODE(ShuffleButterfly, U32, U32,
|
|||
OPCODE(FSwizzleAdd, F32, F32, F32, U32, )
|
||||
OPCODE(DPdxFine, F32, F32, )
|
||||
OPCODE(DPdyFine, F32, F32, )
|
||||
OPCODE(DPdxCoarse, F32, F32, )
|
||||
OPCODE(DPdyCoarse, F32, F32, )
|
||||
|
|
|
@ -532,6 +532,8 @@ void VisitUsages(Info& info, IR::Inst& inst) {
|
|||
break;
|
||||
case IR::Opcode::DPdxFine:
|
||||
case IR::Opcode::DPdyFine:
|
||||
case IR::Opcode::DPdxCoarse:
|
||||
case IR::Opcode::DPdyCoarse:
|
||||
info.uses_derivates = true;
|
||||
break;
|
||||
case IR::Opcode::LoadStorageU8:
|
||||
|
|
|
@ -428,19 +428,15 @@ void FoldFSwizzleAdd(IR::Block& block, IR::Inst& inst) {
|
|||
if (!swizzle.IsImmediate()) {
|
||||
return;
|
||||
}
|
||||
|
||||
const IR::Value value_1{GetThroughCast(inst.Arg(0).Resolve(), IR::Opcode::BitCastF32U32)};
|
||||
const IR::Value value_2{GetThroughCast(inst.Arg(1).Resolve(), IR::Opcode::BitCastF32U32)};
|
||||
|
||||
if (value_1.IsImmediate()) {
|
||||
return;
|
||||
}
|
||||
|
||||
const u32 swizzle_value{swizzle.U32()};
|
||||
if (swizzle_value != 0x99 && swizzle_value != 0xA5) {
|
||||
return;
|
||||
}
|
||||
|
||||
IR::Inst* const inst2{value_1.InstRecursive()};
|
||||
if (inst2->GetOpcode() != IR::Opcode::ShuffleButterfly) {
|
||||
return;
|
||||
|
@ -449,19 +445,15 @@ void FoldFSwizzleAdd(IR::Block& block, IR::Inst& inst) {
|
|||
if (value_2 != value_3) {
|
||||
return;
|
||||
}
|
||||
|
||||
const IR::Value index{inst2->Arg(1)};
|
||||
const IR::Value clamp{inst2->Arg(2)};
|
||||
const IR::Value segmentation_mask{inst2->Arg(3)};
|
||||
|
||||
if (!index.IsImmediate() || !clamp.IsImmediate() || !segmentation_mask.IsImmediate()) {
|
||||
return;
|
||||
}
|
||||
|
||||
if (clamp.U32() != 3 || segmentation_mask.U32() != 28) {
|
||||
return;
|
||||
}
|
||||
|
||||
if (swizzle_value == 0x99) {
|
||||
// DPdxFine
|
||||
if (index.U32() == 1) {
|
||||
|
|
Loading…
Reference in a new issue